During the development of a component chip forserver platforms, we focused on RAS (Reliability,Availability, and Serviceability) features and describedmore than 2000 properties in PSL. As a result of theformal verification, we found several critical logic bugsin a short time with limited resources, and successfullyverified all of them. This paper presents a study of thefunctional verification methodology.
đang được dịch, vui lòng đợi..
